Abstract
INTRODUCTION
MEMS testing is a challenging issue du domain nature of MEMS devices. They ther application of physical test stimuli to verify the As a result, MEMS testing requires specific a test equipment that is more expensive than st interesting approach is to develop alternativ test procedures, and numerous solutions have the last decade for various types of M accelerometers [1] [2] [3] [4] [5] , magnetic field senso sensors [7] … In this paper, we focus on ME accelerometers. On the one hand, accele requires expensive test equipments with mo and long test sequences due to their a accelerations only in low frequency ranges. O literature reports only methods applicable to c [1] [2] [3] [4] [5] where electrostatic actuation can be us alternate electrical tests. It is therefore our obj an alternative electrical test method for ME accelerometers. More specifically, our goal motionless test method that can be applied usin test stimuli and that permits to verify device s the most challenging specification to measure a calibrated acceleration.
The paper is organized as follows. In sectio the convective accelerometer together with model and we introduce a list of parametric fa to process scattering) that can affect the devic alternative electrical test method, its implem evaluation are presented in section III and Finally, evaluation results are discussed in sect on II, we describe h its behavioral aults (mainly due e sensitivity. The mentation and its IV, respectively. tion V.
II. DEVICE UN

A. Device Overview
The device under test is a obtained by Front-Side Bulk Micr CMOS die fabricated in a 0.8 μm Microsystems® (Fig.1) . Three thin CMOS process back-end layers (ox and nitride), are suspended over a polysilicon is used to embed resistor temperature sensing (R D1 , R D2 ). T bridge) is biased with an electrical v bubble confined in the bottom (i.e. package) cavities: the temperature heater location and minimum at the lateral dimensions are the half-wid (r 1 ) and the cavity (r 2 ), and the dista one detector (d). In absence of acceleration along the temperature of detectors (i.e. la identical for symmetry reasons. Un sensitive axis (AA'), the hot bub convection and a differential temper detectors. Thanks to the Temperatur (TCR) of polysilicon, this differenti 
B. Device Modeling
For system-level and electronic interface behavioral model of the sensor was implemented in Matlab/Simulink® [10] . T further extended in [11] to include the influen depth (h 1 ). It is based on simple equations from • First, heater temperature (T H ) is calc external power supply (U H ). The tem depends on both electrical and thermal heater. An analytical expression o resistance has been derived by solving for heat conduction under the assump heat flow in a cylindrical geometry. involves some sensor geometrical dim and h 1 ), an equivalent radius of the some physical constants such as air con variation with temperature.
• Then, the common mode temperature (i.e. temperature measured by de acceleration), is governed by fluid c computed from T H based on same assum heat flow in a cylindrical geometry.
• efficiently used to perform ct of process scattering can ons on model parameters. c defects, such as a broken ded in the model. It can be cuit on the corresponding assically represented by a than 1MΩ). on parametric faults due to rophic faults are easy to in [12] that, under single metric faults can be detected ents. However, assuming a stic. Therefore, we consider ng dispersions on model h 3σ=20% for electrical sistance R H0 , the detectors' resistance R Di0 , and the reference resistances R REFi . This distribution corresponds to typical uncertainties given by the foundry and is a global variation, i.e. it affects all resistances in the same amount.
• A Gaussian distribution with 3σ=2μm for geometrical parameters related to horizontal dimensions, i.e. the heater half-width r 1 and the distance r 2 between the heater and the boundary of the cavity. Indeed, lateral dimensions are parameters that are rather well controlled during the manufacturing process and, therefore, they exhibit a low dispersion. Note that the distance d between the heater and the detectors is not subject to process variations as this distance is set by a single mask and thus not subject to mask misalignments.
• A Gaussian distribution with 3σ=10% for TCR has been chosen as it is well-known that this parameter is quite sensitive to doping fluctuations.
• A random uniform variation of cavity depth h 1 between 35μm and 490μm. Indeed, contrary to lateral dimensions, the cavity depth is a parameter that is very difficult to control. In particular, it is very sensitive to the etching post-process (etching solution composition, etching time and etching solution movements). As the optical control is not an easy task during etching, the cavity depth is likely to be reduce if ideal conditions are not met during etching. Possible asymmetries have also been introduced in the model. In particular, a mismatch error with 3σ=2% has been considered for the nominal value of detectors' electrical resistance R Di0 and for reference resistance R REFi .
III. ALTERNATIVE ELECTRICAL TEST METHOD
A. Analysis of sensor physical behavior
To establish an alternate test, we need to identify a test parameter, strongly correlated with device sensitivity, which can be electrically measured. In this objective, a preliminary analysis of sensor physical behavior is worth of interest.
Sensor operating principle relies on the biasing of the heater, which creates a hot bubble within the cavity due to air conduction. Due to free convection, the hot bubble deforms under the application of a given acceleration along the sensitive axis. So clearly, the temperature, size and shape of the hot bubble have a direct influence on device sensitivity. Heater temperature depends on power dissipation, whereas both size and shape of the hot bubble depend on both size and shape of the cavity. Lateral dimensions of the cavity are fixed by design and are well controlled during manufacturing. In contrast, cavity depth depends on the etching post-process, which is much more difficult to control. Consequently, we can expect that the cavity depth is the key parameter that will influence device sensitivity.
In this context, it is interesting to analyze the effect of the cavity depth on both conductive and convective behaviors of the device. Figure 3 reports differential temperature ΔT D /2 and common mode temperature T CM of detectors versus cavity depth h 1 , for a fixed heater temperature T H =550K. Results are given for an acceleration of 1g along the sensitive axis and for the nominal distance d=175μm. In both cases, two regions can be distinguished: (i) for high values of cavity depth, both differential and common mode temperatures are almost constant, and (ii) for low values of cavity depth, both differential and common mode temperatures reduce when the cavity depth decreases. The transition between both regions occurs around h 1 =175μm. This phenomenon can be explained by analyzing the impact of h 1 on the hot bubble size. When the cavity depth is high enough, the lateral silicon walls of the cavity limit the size of the hot bubble which is therefore not affected by the value of the cavity depth. In contrast, for low values of the cavity depth, this parameter becomes the limiting factor and the size of the hot bubble tends to reduce, thus reducing both differential and common mode temperatures.
The interesting point of this analysis is that differential and common mode temperatures present very similar behaviors with respect to variations of cavity depth. As illustrated in figure 4 , it exits a strong correlation between both temperatures [11] . This is really worthy of interest in the objective of an alternate electrical test method. Indeed, the only way to measure a detectors' differential temperature is to apply a given acceleration. In contrast, it is just necessary to bias a device to obtain a common mode temperature. Therefore, verifying the common mode temperature in absence of acceleration may be a way to verify device sensitivity to a given acceleration. 
B. Electrical test parameters
The objective is to determine a set of electrical test parameters that are correlated with detectors' common mode temperature. The correlation of common mode temperature with device sensitivity will then allow to calibrate tested accelerometers. One obvious parameter is the equivalent impedance of the Wheatstone bridge. It can be easily measured with simple I/V measurements. However, as illustrated in figure 5 , Monte-Carlo simulation (performed on 5,000 runs) shows that there is no correlation between impedance of the Wheatstone bridge and devic , we can calculat (2), an increase of 0.45% of the equivalent Wheatstone bridge for a 10K increase of the temperature. This variation is obviously neglig the dispersion of resistors' nominal value R D0 w uncertainty on Wheatstone bridge equiva (3σ=20%). Therefore, the equivalent impe considered as a differential signal. The idea i relative deviation of the equivalent imp Wheatstone bridge for two different biasing c precisely, we propose to first measure impedance of the Wheatstone bridge for a no the heater resistance (U H =2V), and the temperature (U H =0V). In the latter case, equiv of the Wheatstone bridge R eq0 is directly equa electrical resistance R D0 (neglecting again relative deviation of Wheatstone bridge equiv ΔR eq /R eq0 is therefore given by: n the equivalent ce sensitivity.
ne bridge (Req) the impact of the on the equivalent be expressed as:
atch in a first n introduce the resistance as the resistance ence between T CM trate temperature -arranged as:
e sensitivity of te, from equation resistance of the e common mode gible compared to which induces an alent impedance edance must be is to evaluate the pedance of the conditions. More the equivalent ominal biasing of en at reference valent impedance al to the detector mismatch). The valent impedance Consequently, we propose an alt can be implemented with a very sim figure 7), which involves three steps 1.
that process variations that silicon resistance will not nt of equivalent impedance.
mismatches that affect the have a small impact on the impedance variation. As mplex, this is demonstrated as illustrated in figure 6 observed between relative e equivalent impedance and ne bridge's equivalent impedance e sensitivity elative deviation of the impedance arises as an er (TP) in the objective of a reover, measurement of this stance from measurement of eatstone bridge. 
IV. TEST IMPLEMENTATION & EVA
Overall quality of alternate tests strongly accuracy of tolerance limits applied to tes possible approach to determine tolerance lim Monte-Carlo simulations as previously p literature [13] . In an ideal situation, fault circuits would exhibit clearly separated di respect to test parameters (Figure 8.a) . It is t define tolerance limits; however, it is more lik both distributions overlap (Figure 8.b) . In th five different zones can be defined:
• Zone 1 that contains only bad circuits:
• Zone 2 that contains both bad and TL minA < TP < TL minB , • Zone 3 that contains only TL minB < TP < TL maxB , • Zone 4 that contains both bad and TL maxB < TP < TL maxA , • Zone 5 that contains only bad circuits: Figure 9 . Distribution of (a) device sen parameter for a population
We have then evaluated FC, different strategies previously repo ( Figure 10 ). For strategy #3, minim of tolerance limits have been set ind as follows. To determine TL min , the set to any value between TL maxB and of good circuits erroneously elatively to the total number ber of good decisions taken umber of circuits in the N RESULTS method has been evaluated defined metrics. Tolerance dying a population of 5,000 rlo simulations considering C.
devices as those with a nd the nominal sensitivity of ). Consequently, 50% of the Figure 9 .a). Regarding the arameter (Figure 9.b) Analyzing these results, it appears that privileges fault coverage is not really a viabl despite a rather good test efficiency of 79%, a good circuits are rejected. The maximum fa 100% is therefore achieved at the price of a loss of 42%. Strategy #2 that privileges p presents better performances. In this case all accepted, which means no yield loss, and 73 circuits are rejected. Finally, Strategy #3 tha number of good decisions of the alternative e also leads to interesting results, with a tes increases up to 94%. This option leads to goo up to 94% while only 6% of good circuits are r From previous results, we can define approaches with respect to targeted product qu • For low-end products, where test costs m for the market, Strategy #2 or Strategy # to select elementary dies on a wafer th packaging (depending on the relative co with respect to the cost of a naked die 
